- First, electrical properties of Pt nanofilms on Ge Schottky diodes have been studied.
- Second, we investigated the effect of thermal annealing on the electronic parameters of Pt/n-Ge Schottky diodes.
- Third, the effect of interface layer and interface states on the transport properties has been explained.
- Schottky diodes;
- Ideality factor;
- Barrier height
- If you need more information about Ge wafer, please visit our website: http://www.powerwaywafer.com/Germanium-Wafer.html or send us email to email@example.com
The Pt nano-film Schottky diodes on Ge substrate have been fabricated to investigate the effect of annealing temperature on the characteristics of the device. The germanide phase between Pt nano-films and Ge substrate changed and generated interface layer PtGe at 573 K and 673 K, Pt2Ge3 at 773 K. The current–voltage(I - V) characteristics of Pt/n-Ge Schottky diodes were measured in the temperature range of 183–303 K. Evaluation of the I - V data has revealed an increase of zero-bias barrier height ΦB0 but the decrease of ideality factor n with the increase in temperature. Such behaviors have been successfully modeled on the basis of the thermionic emission mechanism by assuming the presence of Gaussian distributions. The variation of electronic transport properties of these Schottky diodes has been inferred to be attributed to combined effects of interfacial reaction and phase transformation during the annealing process. Therefore, the control of Schottky barrier height at metal/Ge interface is important to realize high performance Ge-based CMOS devices.